<?xml version="1.0" encoding="UTF-8" ?>
<modsCollection xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns="http://www.loc.gov/mods/v3" xmlns:slims="http://slims.web.id" xsi:schemaLocation="http://www.loc.gov/mods/v3 http://www.loc.gov/standards/mods/v3/mods-3-3.xsd">
<mods version="3.3" id="1528">
 <titleInfo>
  <title><![CDATA[VLSI Architecture for Configurable and Low-Complexity Design of Hard-Decision Viterbi Decoding Algorithm.Ejurnal STIE]]></title>
 </titleInfo>
 <name type="" authority="">
  <namePart><![CDATA[Rachmad Vidya Wicaksana Putra]]></namePart>
  <role>
   <roleTerm type="text"><![CDATA[Primary Author]]></roleTerm>
  </role>
 </name>
 <name type="" authority="">
  <namePart><![CDATA[Trio Adiono]]></namePart>
  <role>
   <roleTerm type="text"><![CDATA[Additional Author]]></roleTerm>
  </role>
 </name>
 <typeOfResource manuscript="no" collection="yes"><![CDATA[mixed material]]></typeOfResource>
 <genre authority="marcgt"><![CDATA[bibliography]]></genre>
 <originInfo>
  <place>
   <placeTerm type="text"><![CDATA[Bandung]]></placeTerm>
   <publisher><![CDATA[ITB Journal Publisher]]></publisher>
   <dateIssued><![CDATA[2016]]></dateIssued>
  </place>
 </originInfo>
 <language>
  <languageTerm type="code"><![CDATA[en]]></languageTerm>
  <languageTerm type="text"><![CDATA[English]]></languageTerm>
 </language>
 <physicalDescription>
  <form authority="gmd"><![CDATA[Text]]></form>
  <extent><![CDATA[]]></extent>
 </physicalDescription>
 <note><![CDATA[Abstract. Convolutional encoding and data decoding are fundamental processes in convolutional error correction. One of the most popular error correction methods in decoding is the Viterbi algorithm. It is extensively implemented in many digital communication applications. Its VLSI design challenges are about area, speed, power, complexity and configurability. In this research, we specifically propose a VLSI architecture for a configurable and low-complexity design of a hard-decision Viterbi decoding algorithm. The configurable and low-complexity design is achieved by designing a generic VLSI architecture, optimizing each processing element (PE) at the logical operation level and designing a conditional adapter. The proposed design can be configured for any predefined number of trace-backs, only by changing the trace-back parameter value. Its computational process only needs N + 2 clock cycles latency, with N is the number of trace-backs. Its configurability function has been proven for N = 8, N = 16, N = 32 and N = 64. Furthermore, the proposed design was synthesized and evaluated in Xilinx and Altera FPGA target boards for area consumption and speed performance.
Keywords: conditional adapter; configurable and low-complexity design; hard-decision Viterbi; optimized processing element; VLSI architecture.]]></note>
 <note type="statement of responsibility"><![CDATA[]]></note>
 <subject authority="">
  <topic><![CDATA[conditional adapter]]></topic>
 </subject>
 <classification><![CDATA[NONE]]></classification>
 <identifier type="isbn"><![CDATA[23375787]]></identifier>
 <location>
  <physicalLocation><![CDATA[Perpustakaan Perguruan Tinggi AUB Surakarta Jl. MR Sartono 46 Nusukan Banjarsari  Solo]]></physicalLocation>
  <shelfLocator><![CDATA[]]></shelfLocator>
  <holdingSimple>
   <copyInformation>
    <numerationAndChronology type="1"><![CDATA[087ejurnal2016]]></numerationAndChronology>
    <sublocation><![CDATA[Perpustakaan AUB]]></sublocation>
    <shelfLocator><![CDATA[]]></shelfLocator>
   </copyInformation>
  </holdingSimple>
 </location>
 <slims:digitals>
  <slims:digital_item id="155" url="" path="/VLSI Architecture for Configurable and Low-Complexity Design of Hard-Decision Viterbi Decoding Algorithm.pdf" mimetype="application/pdf"><![CDATA[VLSI Architecture for Configurable and Low-Complexity Design of Hard-Decision Viterbi Decoding Algorithm]]></slims:digital_item>
 </slims:digitals>
 <recordInfo>
  <recordIdentifier><![CDATA[1528]]></recordIdentifier>
  <recordCreationDate encoding="w3cdtf"><![CDATA[2016-07-26 11:37:29]]></recordCreationDate>
  <recordChangeDate encoding="w3cdtf"><![CDATA[2016-07-26 11:38:03]]></recordChangeDate>
  <recordOrigin><![CDATA[machine generated]]></recordOrigin>
 </recordInfo>
</mods>
</modsCollection>